SystemVerilog for Hardware Description: RTL Design and Verification - Taraate (Springer Singapore, 2020)